Sat, 18 Sep 2021 17:44:20 UTC

Information for RPM iverilog-0.9.20111101-1.fc16.x86_64.rpm

ID2773412
Nameiverilog
Version0.9.20111101
Release1.fc16
Epoch
Archx86_64
SummaryIcarus Verilog is a verilog compiler and simulator
DescriptionIcarus Verilog is a Verilog compiler that generates a variety of engineering formats, including simulation. It strives to be true to the IEEE-1364 standard.
Build Time2011-11-01 20:16:14 GMT
Size1,215,345
0f036f644ea67e7e98448abd26366597
LicenseGPLv2
Buildrootf16-build-1172385-184994
Provides
cadpli.vpl()(64bit)
iverilog = 0.9.20111101-1.fc16
iverilog(x86-64) = 0.9.20111101-1.fc16
iverilog-devel = 0.9.20111101-1.fc16
null.tgt()(64bit)
stub.tgt()(64bit)
system.vpi()(64bit)
v2005_math.vpi()(64bit)
va_math.vpi()(64bit)
vhdl.tgt()(64bit)
vvp.tgt()(64bit)
Obsoletes
iverilog-devel < 0.9.20100911-1
Conflicts No Conflicts
Requires
/bin/sh
libbz2.so.1()(64bit)
libc.so.6()(64bit)
libc.so.6(GLIBC_2.14)(64bit)
libc.so.6(GLIBC_2.2.5)(64bit)
libc.so.6(GLIBC_2.3)(64bit)
libc.so.6(GLIBC_2.3.4)(64bit)
libc.so.6(GLIBC_2.4)(64bit)
libc.so.6(GLIBC_2.7)(64bit)
libdl.so.2()(64bit)
libdl.so.2(GLIBC_2.2.5)(64bit)
libgcc_s.so.1()(64bit)
libgcc_s.so.1(GCC_3.0)(64bit)
libgcc_s.so.1(GCC_4.0.0)(64bit)
libm.so.6()(64bit)
libm.so.6(GLIBC_2.2.5)(64bit)
libstdc++.so.6()(64bit)
libstdc++.so.6(CXXABI_1.3)(64bit)
libstdc++.so.6(GLIBCXX_3.4)(64bit)
libstdc++.so.6(GLIBCXX_3.4.11)(64bit)
libstdc++.so.6(GLIBCXX_3.4.15)(64bit)
libstdc++.so.6(GLIBCXX_3.4.9)(64bit)
libz.so.1()(64bit)
rpmlib(CompressedFileNames) <= 3.0.4-1
rpmlib(FileDigests) <= 4.6.0-1
rpmlib(PayloadFilesHavePrefix) <= 4.0-1
rpmlib(PayloadIsXz) <= 5.2-1
rtld(GNU_HASH)
Recommends No Recommends
Suggests No Suggests
Supplements No Supplements
Enhances No Enhances
Files
Page:
1 through 50 of 67 >>>
Name ascending sort Size
/usr/bin/iverilog43,504
/usr/bin/iverilog-vpi3,071
/usr/bin/vvp712,232
/usr/include/_pli_types.h2,478
/usr/include/acc_user.h7,583
/usr/include/ivl_target.h82,593
/usr/include/veriuser.h11,557
/usr/include/vpi_user.h18,764
/usr/lib64/ivl4,096
/usr/lib64/ivl/cadpli.vpl44,056
/usr/lib64/ivl/include4,096
/usr/lib64/ivl/include/constants.vams1,377
/usr/lib64/ivl/include/disciplines.vams1,125
/usr/lib64/ivl/ivl1,609,224
/usr/lib64/ivl/ivlpp51,504
/usr/lib64/ivl/null-s.conf65
/usr/lib64/ivl/null.conf18
/usr/lib64/ivl/null.tgt4,912
/usr/lib64/ivl/stub-s.conf96
/usr/lib64/ivl/stub.conf49
/usr/lib64/ivl/stub.tgt57,408
/usr/lib64/ivl/system.sft653
/usr/lib64/ivl/system.vpi290,944
/usr/lib64/ivl/v2005_math.sft632
/usr/lib64/ivl/v2005_math.vpi14,920
/usr/lib64/ivl/va_math.sft215
/usr/lib64/ivl/va_math.vpi10,488
/usr/lib64/ivl/vhdl-s.conf103
/usr/lib64/ivl/vhdl.conf49
/usr/lib64/ivl/vhdl.tgt283,024
/usr/lib64/ivl/vvp-s.conf128
/usr/lib64/ivl/vvp.conf81
/usr/lib64/ivl/vvp.tgt143,968
/usr/lib64/libveriuser.a69,040
/usr/lib64/libvpi.a1,378
/usr/share/doc/iverilog-0.9.201111014,096
/usr/share/doc/iverilog-0.9.20111101/BUGS.txt7,554
/usr/share/doc/iverilog-0.9.20111101/COPYING17,990
/usr/share/doc/iverilog-0.9.20111101/README.txt17,703
/usr/share/doc/iverilog-0.9.20111101/attributes.txt2,911
/usr/share/doc/iverilog-0.9.20111101/cadpli.txt1,665
/usr/share/doc/iverilog-0.9.20111101/examples4,096
/usr/share/doc/iverilog-0.9.20111101/examples/clbff.v3,371
/usr/share/doc/iverilog-0.9.20111101/examples/des.v47,932
/usr/share/doc/iverilog-0.9.20111101/examples/hello.vl1,632
/usr/share/doc/iverilog-0.9.20111101/examples/hello_vpi.c2,361
/usr/share/doc/iverilog-0.9.20111101/examples/hello_vpi.vl1,667
/usr/share/doc/iverilog-0.9.20111101/examples/outff.v2,826
/usr/share/doc/iverilog-0.9.20111101/examples/pal_reg.v4,366
/usr/share/doc/iverilog-0.9.20111101/examples/show_vcd.vl3,911
Component of
1 through 2 of 2
Buildroot descending sort Created State
f16-build-1442658-236084 2012-08-22 07:01:12 expired
f16-build-1442543-236084 2012-08-22 05:24:59 expired