Wed, 28 Jul 2021 01:06:39 UTC

Information for RPM iverilog-0.9.20120609-1.fc18.i686.rpm

ID3576986
Nameiverilog
Version0.9.20120609
Release1.fc18
Epoch
Archi686
SummaryIcarus Verilog is a verilog compiler and simulator
DescriptionIcarus Verilog is a Verilog compiler that generates a variety of engineering formats, including simulation. It strives to be true to the IEEE-1364 standard.
Build Time2012-12-17 19:23:58 GMT
Size1,256,680
5710a9ddf61b808eb6d650d74b0792c7
LicenseGPLv2
Buildrootf18-build-1530179-261127
Provides
cadpli.vpl
iverilog = 0.9.20120609-1.fc18
iverilog(x86-32) = 0.9.20120609-1.fc18
iverilog-devel = 0.9.20120609-1.fc18
null.tgt
stub.tgt
system.vpi
v2005_math.vpi
va_math.vpi
vhdl.tgt
vvp.tgt
Obsoletes
iverilog-devel < 0.9.20100911-1
Conflicts No Conflicts
Requires
/bin/sh
libbz2.so.1
libc.so.6
libc.so.6(GLIBC_2.0)
libc.so.6(GLIBC_2.1)
libc.so.6(GLIBC_2.1.3)
libc.so.6(GLIBC_2.2)
libc.so.6(GLIBC_2.3)
libc.so.6(GLIBC_2.3.4)
libc.so.6(GLIBC_2.4)
libc.so.6(GLIBC_2.7)
libdl.so.2
libdl.so.2(GLIBC_2.0)
libdl.so.2(GLIBC_2.1)
libgcc_s.so.1
libgcc_s.so.1(GCC_3.0)
libgcc_s.so.1(GCC_4.0.0)
libgcc_s.so.1(GLIBC_2.0)
libm.so.6
libm.so.6(GLIBC_2.0)
libm.so.6(GLIBC_2.1)
libstdc++.so.6
libstdc++.so.6(CXXABI_1.3)
libstdc++.so.6(GLIBCXX_3.4)
libstdc++.so.6(GLIBCXX_3.4.11)
libstdc++.so.6(GLIBCXX_3.4.15)
libstdc++.so.6(GLIBCXX_3.4.9)
libz.so.1
rpmlib(CompressedFileNames) <= 3.0.4-1
rpmlib(FileDigests) <= 4.6.0-1
rpmlib(PayloadFilesHavePrefix) <= 4.0-1
rpmlib(PayloadIsXz) <= 5.2-1
rtld(GNU_HASH)
Recommends No Recommends
Suggests No Suggests
Supplements No Supplements
Enhances No Enhances
Files
Page:
1 through 50 of 67 >>>
Name ascending sort Size
/usr/bin/iverilog40,192
/usr/bin/iverilog-vpi3,105
/usr/bin/vvp703,116
/usr/include/_pli_types.h2,478
/usr/include/acc_user.h7,583
/usr/include/ivl_target.h82,593
/usr/include/veriuser.h11,557
/usr/include/vpi_user.h18,764
/usr/lib/ivl4,096
/usr/lib/ivl/cadpli.vpl47,940
/usr/lib/ivl/include4,096
/usr/lib/ivl/include/constants.vams1,377
/usr/lib/ivl/include/disciplines.vams1,125
/usr/lib/ivl/ivl1,625,880
/usr/lib/ivl/ivlpp48,276
/usr/lib/ivl/null-s.conf65
/usr/lib/ivl/null.conf18
/usr/lib/ivl/null.tgt6,208
/usr/lib/ivl/stub-s.conf96
/usr/lib/ivl/stub.conf49
/usr/lib/ivl/stub.tgt56,888
/usr/lib/ivl/system.sft653
/usr/lib/ivl/system.vpi319,256
/usr/lib/ivl/v2005_math.sft632
/usr/lib/ivl/v2005_math.vpi15,024
/usr/lib/ivl/va_math.sft215
/usr/lib/ivl/va_math.vpi10,636
/usr/lib/ivl/vhdl-s.conf103
/usr/lib/ivl/vhdl.conf49
/usr/lib/ivl/vhdl.tgt264,628
/usr/lib/ivl/vvp-s.conf128
/usr/lib/ivl/vvp.conf81
/usr/lib/ivl/vvp.tgt152,120
/usr/lib/libveriuser.a58,068
/usr/lib/libvpi.a1,014
/usr/share/doc/iverilog-0.9.201206094,096
/usr/share/doc/iverilog-0.9.20120609/BUGS.txt7,554
/usr/share/doc/iverilog-0.9.20120609/COPYING17,990
/usr/share/doc/iverilog-0.9.20120609/README.txt17,703
/usr/share/doc/iverilog-0.9.20120609/attributes.txt2,911
/usr/share/doc/iverilog-0.9.20120609/cadpli.txt1,665
/usr/share/doc/iverilog-0.9.20120609/examples4,096
/usr/share/doc/iverilog-0.9.20120609/examples/clbff.v3,371
/usr/share/doc/iverilog-0.9.20120609/examples/des.v47,932
/usr/share/doc/iverilog-0.9.20120609/examples/hello.vl1,632
/usr/share/doc/iverilog-0.9.20120609/examples/hello_vpi.c2,361
/usr/share/doc/iverilog-0.9.20120609/examples/hello_vpi.vl1,667
/usr/share/doc/iverilog-0.9.20120609/examples/outff.v2,826
/usr/share/doc/iverilog-0.9.20120609/examples/pal_reg.v4,366
/usr/share/doc/iverilog-0.9.20120609/examples/show_vcd.vl3,911
Component of
1 through 9 of 9
Buildroot descending sort Created State
f18-build-1944423-343043 2013-12-18 11:06:07 expired
f18-build-1944392-342961 2013-12-18 10:50:31 expired
f18-build-1880727-327883 2013-10-14 11:06:56 expired
f18-build-1880680-327883 2013-10-14 10:50:37 expired
f18-build-1830861-317258 2013-08-29 09:41:11 expired
f18-build-1830833-317234 2013-08-29 09:24:42 expired
f18-build-1668082-289144 2013-04-24 10:21:08 expired
f18-build-1626872-278742 2013-03-15 12:54:20 expired
f18-build-1626765-278742 2013-03-15 11:23:43 expired