Information for RPM abc-1.01-2.hg20141130.fc22.armv7hl.rpm
| ID | 5830954 | ||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Name | abc | ||||||||||||||
| Version | 1.01 | ||||||||||||||
| Release | 2.hg20141130.fc22 | ||||||||||||||
| Epoch | |||||||||||||||
| Arch | armv7hl | ||||||||||||||
| Summary | Sequential logic synthesis and formal verification | ||||||||||||||
| Description | ABC is a growing software system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. ABC combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification. ABC provides an experimental implementation of these algorithms and a programming environment for building similar applications. Future development will focus on improving the algorithms and making most of the packages stand-alone. This will allow the user to customize ABC for their needs as if it were a toolbox rather than a complete tool. | ||||||||||||||
| Build Time | 2014-12-16 15:51:54 GMT | ||||||||||||||
| Size | 16192 | ||||||||||||||
| 36b0177714fffab50ed691e2e03228f4 | |||||||||||||||
| License | GPLv3+ | ||||||||||||||
| Buildroot | f22-build-2717210-439934 | ||||||||||||||
| Provides |
|
||||||||||||||
| Obsoletes | No Obsoletes | ||||||||||||||
| Conflicts | No Conflicts | ||||||||||||||
| Requires |
|
||||||||||||||
| Recommends | No Recommends | ||||||||||||||
| Suggests | No Suggests | ||||||||||||||
| Supplements | No Supplements | ||||||||||||||
| Enhances | No Enhances | ||||||||||||||
| Files |
|
||||||||||||||
| Component of | No Buildroots | ||||||||||||||
